

## CLAIMS

- 1 A multiple-processor system comprising:
- 2 a) A plurality of nodes, each node including one or more processors, a shared  
3 memory space, portions of which are resident in respective nodes;
- 4 b) an inter-node switch unit linking each of the nodes with other nodes to  
5 provide the communication among the nodes, the switch unit serving as an ordinary point  
6 for memory reference requests; said switch unit comprising:
- 7 1. a plurality of input switches, each of which (a) is connected to receive  
8 messages transmitted by a different group of processors; (b) and is configured to transmit  
9 messages selectively over a plurality of inter-switch output terminals, and (c) issues  
10 atomic messages corresponding to each memory reference request from a node con-  
11 nected to that switch;
- 12 2. a plurality of output switches, each of which:
- 13 a) is connected to receive messages from an inter-switch output terminal of  
14 each of the input switches and,
- 15 b) selectively transmits outputs to a group of nodes connected to that switch;  
16 and
- 17 c) follows the same ordering rule relative to input switches from which the  
18 messages are received simultaneously.
- 1 2. The system defined in claim 1 in which all of said input switches operate in syn-  
2 chronism with the same clock.
- 1 3. The system defined in claim 1 in which all of said output switches operate in synchro-  
2 nism with the same clock.
- 1 4. The system defined in claim 1 in which
- 2 A. a source node containing a processor that issues a memory write request  
3 transmits the request to a home node of the memory location involved in the re  
4 quest;

- 5           B. the home node transmits to the input switch connected thereto a message  
6           packet identifying (1) the memory location, (2), the processors having copies of  
7           contents of the memory location and (3) the processor that is the source of the re-  
8           quest; and
- 9           C. The input switch transmits (1) messages identifying the memory location to he proc-  
10          essors identified in the message from the home node, and (2) acknowledgement message  
11          to the home node, the messages from the switch to the source node and the home node  
12          being transmitted no earlier than any of the other messages.